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Abstract- High mobility low temperature ( 600°C)  unhydrogenated in-situ doped polysilicon 
thin film transistors are made. Polysilicon layers are grown by a LPCVD technique and 
crystallized in vacuum by a thermal annealing. Source and drain regions are in-situ doped. 
Gate insulator is made of an APCVD silicon dioxide. Hydrogen passivation is not performed 
on the transistors. One type of transistors is made of two polysilicon layers, the other one is 
constituted of a single polysilicon layer.  
The electrical properties are better for transistors made of single polysilicon layer: a low 
threshold voltage (1.2 V), a subthreshold slope S = 0.7 V/dec, a high field effect mobility ( 
100 cm2/Vs) and a On/Off state current ratio higher than 107 for a drain voltage Vds = 1 V. 
At low drain voltage, for both transistors, the Off state current results from a pure thermal 
emission of trapped carriers. However, at high drain voltage, the electrical behavior is 
different: in the case of single polysilicon TFTs, the current obeys the field-assisted (Poole-
Frenkel) thermal emission model of trapped carriers while for TFTs made of two polysilicon 
layers, the higher Off state current results from a tunnel effect. 
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I. INTRODUCTION 
Since the early 80’s low temperature Thin Film Transistors (TFTs) technologies are of a very 
great interest for elaboration of Active Matrix Liquid Crystal Displays (AMLCDs) and two-
dimensionnal imaging systems [1]. Many investigations are carried out with the aim of 
developing, at the lowest cost, fabrication processes of polysilicon TFTs with improved 
electrical properties leading to a high field effect mobility and On/Off state switching [2-4]. 
Studies were made to optimize deposition and crystallization conditions of polysilicon layers 
leading to larger polysilicon grains in high-performance TFT’s. From these studies it appears 
that crystallinity of polysilicon can be improved by adjusting the deposition pressure [2,5] and  
the crystallization technique suitable with the maximum withstood temperature of a low-cost 
glass substrate [6,7]. Moreover, for long time many studies showed that a polysilicon film 
deposited in the amorphous state and then crystallized by a low temperature ( 600°C) 
thermal annealing contains grains of larger size than in the case of polysilicon as deposited 
film. In previous works [5], we showed that the size and the quality of the grains depend on 
deposition parameters of the deposited amorphous silicon layer such as pressure and 
temperature. The resulting quality of the amorphous material is much better as the deposition 
pressure is close to the pulverulence limit pressure (ie the polysilicon looks like powder after 
deposition).  
The low temperature ( 600°C) crystallization thermal annealing, the so-called Solid Phase 
Crystallization (SPC), is the lowest-cost crystallization technique: silicon is deposited in the 
amorphous state and then crystallized by a thermal annealing [5]. On the other hand, the 
Excimer Laser Annealing (ELA) is the most important and promising crystallization technique 
of TFT polysilicon layers. But this process is more expensive and more difficult to implement, 
in particular in terms of surface roughness [8]. However, excimer laser annealed polysilicon 
layers offer usually a higher degree of crystallinity[9]. Therefore, a hydrogen passivation is 
 4 
needed to improve the electrical properties of the SPC-Poly-Si layers [1] and thus a 
prematured aging (due to the presence of a large content of hydrogen atoms) of the TFTs 
cannot be avoided [10].  
Furthermore, the doping process of the polysilicon layer can be a key-issue to substantially 
improve the quality of the Poly-Si such as the amorphization of polysilicon layers thanks to 
implantation doping process [11]. But, it is worth noting that, if this later doping process is the 
most common to dope the polysilicon layers, the in-situ doping one can be a good alternative, 
suitable with a low temperature thermal annealing. A control of the doping concentration at a 
low level is possible, and a long-time thermal annealing can be avoided as in the case of 
implanted ones [12]. 
Moreover, in the case of LCD-TFTs, gate insulation by a high-temperature thermal oxidation 
process is not possible. However, alternative technologies can be used, such as Chemical 
Vapor Deposition (CVD) [13,14], Rapid Thermal Oxidation [15], Low Thermal Oxidation 
[16], and sputtered silicon dioxide deposition [17]. Usually, by using these types of insulation 
processes, the gate insulator/active layer interface is not of a good quality and therefore some 
investigations were made in order to improve the surface treatment of the active layer  
[14,18]. In particular, it was observed that the oxygen plasma acts as a cleaning process of the 
active layer surface and reduces the interface state density by passivation of the dangling 
bonds [18]. Furthermore, the combination of an oxygen plasma plus an RCA-type cleaning 
can ensure a good gate insulator/active layer interface quality [4,19]. Therefore, we showed 
that this last cleaning process allows an improvement of the electrical properties of the TFTs 
such as: a decrease of the threshold voltage and of the subthreshold slope, and an increase of 
the field effect mobility [19]. 
In this paper, we present the fabrication processes of polysilicon TFTs, exhibiting high 
electrical properties. Accordingly to our previous works [4,5,14,19], we took into account of 
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the advantages of: i) the in-situ doping process, ii) the effect of the pressure deposition of the 
polysilicon layers and thus of the SPC technique, and iii) the cleaning plasma effect before 
deposition of gate insulator. The first point leads to deposit one single film with undoped back 
region and highly doped up region that can be removed to define channel zone in the bulk of 
the deposited film leading to a significant improvement of the process. Moreover, one the 
objective of this study is to analyse and understand the several conduction mechanisms in both 
structures to explain the differences in the electrical characteristics previously observed.  
 
II. EXPERIMENT 
Low temperature ( 600°C) unhydrogenated in-situ doped polysilicon thin film transistors are 
made through a four-mask aluminium gate process. Two types of process are studied. 
 
Process I. (fig. 1. a) 
At first, a 150 nm thick undoped amorphous silicon layer is deposited by LPCVD technique 
on an <100> n-type oxidized monosilicon wafer. Then, amorphous polysilicon layer is plasma 
etched into islands, by Reactive Ion Etching (RIE), to form the active layer. After that, a 
second 150 nm thick phosphorus heavily in-situ doped LPCVD amorphous silicon layer is 
deposited with a phosphine/silane mole ratio equal to 4 x 10-4. The phosphorus concentration 
is equal to 4 x 1020 cm-3 [20]. The two amorphous silicon layers are deposited at 550°C and 
then crystallized by SPC technique: a thermal annealing in vacuum at 600°C during 12 hours 
ensures the crystallization. The heavily in-situ doped SPC-polysilicon layer is plasma etched 
to form the source and the drain regions. Furthermore, an RF oxygen plasma is performed at 
room temperature for ten minutes on the structure before an RCA-type cleaning to ensure a 
good active layer/gate insulator interface quality as described in introduction. Therefore, a 60 
nm thick APCVD SiO2 layer is deposited at 450°C during 2.5 min with a silane/oxygen gas 
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mixture, to insulate the gate electrode. A thermal annealing in nitrogen at 600°C during one 
hour is carried out to ensure densification of the APCVD SiO2 gate insulator. Finally, 
Aluminium is thermally evaporated and wet etched to form source, gate and drain electrodes. 
Usual post-metallization annealing is performed at 390°C in an atmosphere of forming-gas to 
improve aluminium contacts. 
 
Process II (fig. 1. b) 
In the second process, a 300 nm thick LPCVD amorphous silicon layer, with two differently 
doped stacked regions, is deposited and crystallized in the same conditions to those of the 
process I. The 150 nm thick lower half layer is undoped and the upper half layer is heavily in-
situ doped with a phosphorus doping concentration equal to 4 x 1020 cm-3 [20]. Therefore, 
the heavily in-situ doped region is first plasma etched to define the channel, the source and the 
drain regions. After the protection of the channel with a photoresist mask, source and drain 
regions, the undoped region is plasma etched to insulate the structures. After that, cleaning 
and surface treatment of the active layer, gate insulation and metallization steps are identical 
to those in the process I. It is worth to notice that for the TFT fabricated through this process, 
the active layer, the source and drain regions are located on the same polysilicon layer. 
At this level, we mention that the two types of transistors did not undergo a specific hydrogen 
passivation, but only a usual forming-gas annealing in order to improve the aluminium 
contacts. 
Electrical characterization of the TFTs is performed in darkness, using a HP 4145 B 
semiconductor parameter analyser. 
 
 
III. RESULTS AND DISCUSSION 
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Electrical  characterization  of  the  two  types of TFTs  shows classical  output  characteristics  
(figure 2): a linear mode at low drain voltages and a saturation mode at high drain voltages, 
with a good modulation of the drain current with the gate voltage. We can deduce that each 
type of TFTs has good ohmic contacts. Furthermore, we can notice that the bilayer-poly-Si 
TFTs (process I) exhibit a lower drain current level. This can be attributed, in main part, as it 
will be further discussed, to the poorer channel region quality, and the active/drain layers 
interface, which may act as a large grain boundary, responsible of the decrease of the field 
effect mobility and of the increase of the threshold voltage in bilayer-poly-Si TFTs.   
Transfer characteristics for both TFTs are plotted in figure 3. In the case of monolayer-poly-Si 
TFTs, the transfer characteristics shift to lower gate voltages, which shows a lower threshold 
voltage in this type of TFTs. Furthermore, the On/Off state switching (subthreshold slope) and 
the On state current level are better. At low drain voltage (Vds = 1V, fig. 3. a), the Off state 
current is weakly dependent on the gate voltage. In comparison to the bilayer polysilicon 
TFTs, the monolayer-poly-Si TFTs show lower leakage current in the range of large negative 
gate voltage and slightly higher minimum of the leakage. At high drain voltage (Vds = 13 V, 
fig. 3. b) the Off state current is strongly dependent on the gate voltage and is higher in the 
case of bilayer-poly-Si TFTs.  
Table I summarizes electrical parameters of the TFTs deduced from the electrical 
characterization. Electrical parameters such as field effect mobility (FE) and threshold 
voltage (VT) were determined according to the simplified electrical model [21]. FE is 
calculated from the slope of the Ids (Vgs) curve (transconductance) plotted in the linear mode. 
VT is determined in the saturation mode by the intercept of the Ids1/2 versus Vgs curve with 
the axis gate voltage. The subthreshold slope (S) is the measured reciprocal slope of the 
transfer characteristics in the switching region [14]. On/Off current ratio is calculated at Vds = 
1V: On state current is the drain current measured at Vgs = 20V and Off state current is the 
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minimum of the drain current in the transfer characteristics. Therefore, as it has been 
discussed previously, we observe a decrease of the threshold voltage (from 4 to 1.2 V), of the 
subthreshold slope (from 1 to 0.7 V/dec), and an increase of the field effect mobility (from 63 
to 100 cm2/Vs) from the bilayer to the monolayer-poly-Si TFTs. It is worth to notice that 
these results are very good for the two types of unhydrogenated polysilicon TFTs, in 
comparison with those usually obtained in hydrogenated ones [1]. Moreover, the high gate 
length (L=25m) of the TFTs and the crystallization temperature (600°C) cannot be suspected 
of a reduction of the gate length due to a diffusion of the dopant into the channel during 
crystallization, and thus of an overestimation of the calculated field effect mobility. These 
good results can be attributed to the combined effects of: i) the good quality of the 150 nm 
thick polysilicon layers [7], ii) the good surface treatment of the active layer [14,19], and iii) 
to the high quality of the APCVD SiO2 [14].  
Furthermore, these results express an improvement of the electrical properties of TFTs 
fabricated according to the process II. This is due to a better gate insulator/active layer 
interface. Figure 4 shows the Transmission Electronic Microscopy (TEM) micrographs of 
polysilicon layers elaborated in the same conditions to those of TFTs. We can observe that an 
interface is clearly visible at halfheight in the case of bilayer structures whereas none is 
observed in monolayer ones. Under the deposition and annealing conditions, nucleation is 
known to start preferentially at the amorphous silicon (a-Si)/SiO2 interface, and therefore the 
grains are growing up to the surface, leading to a columnar structure. Between the two 
deposition steps of polysilicon layers of bilayer-poly-Si TFTs, impurities are adsorbed on the 
first layer surface and remain, in spite of an HF rinsing. At the beginning of the annealing, the 
inferior layer crystallizes from the SiO2/a-Si interface. The presence of impurities at the 
junction between the two amorphous layers might lead to a second front of nucleation, 
however not enough activated to induce a significant growth of grains before the grain 
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growing from the inferior interface reaches it. The front of crystallization, which is not regular 
because of the variation of the grain growth rate due to the different crystallographic 
orientations of the grains [22], meet then a disrupted zone stopping its monotoneous advance. 
The up-layer starts to crystallize from this superior interface. This last one is very rough (fig. 
4. a) since it is formed with the coalescence between the inferior grains and the line of seeds 
resulting from the adsorbed impurities. On the contrary, the deposition process of the 
polysilicon layer of monolayer-poly-si TFTs does not involve introduction of impurities. 
Consequently, none interface has to be observed, and that is shown in Fig. 4. b. Note that this 
last figure indicates too that crystallization does not start from the air/heavily-doped  silicon 
interface, confirming that the crystallization of the doped layer of the bilayer-poly-Si TFT 
starts from the a-Si/poly-Si interface. Because the active layer of the channel is located in this 
area after dry etching of the in-situ doped region, the choice of the two proposed processes 
might play a preponderant role on the characteristics of the transistors. Moreover previous 
studies showed that the polysilicon layers have good structural and electrical properties in 
particular such as a grain size of the same order of the film thickness [23] and a density of 
states DOS lower than 1018 cm-3 eV-1 [24]. Furthermore, the large increase of the field effect 
mobility suggests that the interface quality improvement is not the only responsible. We have 
to consider the existence of the polysilicon layer interface in the bilayer-poly-Si TFTs, near 
the drain region, which may also contribute to the dispersion of the field effect mobility in 
these TFTs. Moreover, a SIMS analysis showed the presence of phosphorus atoms in the 
initially undoped region of constant concentration and within the range of 1017 cm-3. This 
concentration is lower than the volume average defect density which is close to 5x1017 cm-3. 
Thus, i) the intragranular mobility is not affected by this rather low doping level, ii) the 
compensation of active defects by the doping concentration should decrease the barrier height 
at grain boundaries and allows to increase the global field effect mobility and, iii) the doping 
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concentration can create a small shift of the threshold voltage. Furthermore, the improvement 
of the field effect mobility can be also attributed to the oxygen plasma : it creates an oxidation 
of the channel region, and thus the resulting native oxide is removed by the RCA-type 
cleaning which reduces the surface roughness in the channel region. Moreover, this oxygen 
plasma reduces the interface state density by passivation of the dangling bonds [18] which is 
responsible of the improvement of the electrical parameters such as the threshold voltage and 
the subthreshold slope.  
Lets us to remark that the field effect mobility value for such monolayer–poly-Si TFTs 
(100cm2/Vs) is a record for TFTs built in solid phase crystallized polysilicon layers, where in 
this case it is usually stated that the values lies in the range 20-30 cm2/Vs [25]. Moreover, this 
high value is representative of more than 80% for each batch of more one hundred transistors, 
fabricated on 2 inches dimensioned subtrates from several processes. 
In figure 3. a, transfer characteristics show different behaviour of the leakage current before 
and after Vgs = -5V. For Vgs > -5V (region I) the Ids(Vds) curves present a linear behaviour for 
the two types of TFTs for Vds  1V. This later traduces an ohmic conduction of the whole 
active layer thickness. Therefore, in the monolayer-poly-Si TFT, the higher minimum drain 
current of the transfer characteristics, can be explained by a lower active layer resistance in 
this type of TFTs. In the case of bilayer-poly-Si TFTs the channel region is located in a 
pertubated region due to the existence of the two polysilicon layers. This region exhibits a 
high electrical resistivity. Thus, we can consider that the ohmic conduction in the bilayer-
poly-Si TFTs is mainly ensured through a lower effective active layer thickness than in the 
case of monolayer-poly-Si TFTs. Thus, the resistance of the active layer is higher for the 
bilayer-poly-si TFTs leading to a lower value of the drain current in the region I. Moreover, 
for Vgs < -5V (region II) the leakage current is independant of the gate voltage and is higher 
for bilayer-poly-Si TFTs. This can be explained by a higher thermal emission of trapped 
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carriers in the space charge region of the drain junction due to a higher defect density in this 
type of TFTs. This means that in the region I, the leakage current is due to the ohmic 
conduction of the polysilicon film, whereas in the region II generation of trapped carriers is 
the main mechanism responsible for the leakage current.  
In Fig. 5 we plot the off-state current versus the reciprocal temperature (for the temperature 
varying from 290 to 470 K) at Vds = 1V and Vgs varying from -3 to - 20 V. For the two types 
of TFTs the linearity of the curves with the same activation energy (EA = 0.59 eV) show that 
the off-state current is due to a pure thermal emission the drain junction, where the electrical 
conduction model can be given by the relationship: 
 
(1)  kTE Aexp(V)II 0  
 
where V (= Vg –Vd –Vfb) is the voltage accross the drain region, and Vfb, the flat band voltage, 
is the gate voltage determined at the minimum of the drain current of the tranfer 
characteristics. These results are similar to those obtained in the case of hydrogenated TFTs 
[26]. Furthermore, we have to notice that the activation energy in both regions has the same 
amplitude since EA in region I reflects the activation energy of the resistivity of the undoped 
polysilicon film which is proportionnal to exp(-EG/2kT) where EG is the energy gap of the 
silicon, and in region II it reflects the thermal emission from midgap traps located at the grain 
boundaries.  
However, at high drain voltages (Vds = 13 V, fig 3. b) the electrical behavior of the off-state 
current is quite different. In order to understand this difference, we analysed the field 
enhanced emission of carriers at the drain junction. Usually, the local electric field F is given 
by the following expression F = (Vgs-Vds-Vfb)SiO2/(Si tox) and the Poole-Frenkel type 
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mechanism gives a current described by [27]: 
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where I0 is the generation current at zero electric field and Ei the energy barrier. In Fig. 6 we 
plot the Ids versus Vds curve in a semi-logarithmic scale. In the monolayer-poly-Si TFTs, at 
gate voltages Vgs<-6V (fig 6b) the linearity of the curves shows that the Off state conduction 
obeys the former relationship by approaching the local electric field only by its lateral 
component indicating that in our case the drain voltage is mainly responsible for the lowering 
of the energy barrier Ei at the grain boundary as it has been previously observed [26]. Let us 
note that the plot of the Ids versus F does not lead to a linear curve, that confirms the previous 
explanation. However, for the bilayer-poly-Si TFTs this model seems to be valid only at gate 
voltages Vgs > - 6V (Fig 6a). At more negative gate voltages, the Off-state current seems to 
be strongly dependent both the drain and gate voltages but does not obey the former 
relationship. This suggests that the electrical conduction could result from a field-enhanced 
type thermal emission. Indeed, it is worth to notice that accordingly to the plots of the figure 
6.b, the electrical behaviour of the off-state current of the monolayer-poly-Si TFTs is similar 
to that of hydrogenated bilayer-poly-Si TFTs previously studied [26]. In this case we observed 
a decrease of the activation energy of the corresponding current at high drain and gate 
voltages, and a decreasing thermal dependence of the current when the temperature decreases. 
Thus, the lowering of the Off state current in the monolayer-poly-Si TFTs can be explained by 
the combined effects of i) the lack of active/drain layer interface, ii) and a better gate 
insulator/active layer interface quality as it has been observed in figure 4. In the TFTs from the 
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process II, these effects lead to a significant reduction of the defect density in the space charge 
zone of the drain junction, as in the case of hydrogenated bilayer-poly-Si TFTs. Therefore, the 
field-assisted (Poole-Frenkel) thermal emission of trapped carriers from these defects is less 
important in the monolayer-poly-Si TFTs. On the contrary, in the case of bilayer-poly-Si 
TFTs, the higher defect density and the higher local electrical field at the drain junction may 
strongly contribute to a higher Off state current resulting from tunnel emission of trapped 
carriers. 
 
IV CONCLUSION 
In this paper two types of four-mask aluminium gate fabrication processes of unhydrogenated 
in-situ doped polysilicon thin film transistors are presented. The electrical characterisation 
shows that the electrical properties are better in TFTs made by a single polysilicon layer.  
Furthermore, this last process is very competitive to those obtained from ELA polysilicon 
TFTs because of  its relative low-cost fabrication process (including only four mask steps, 
SPC and in-situ doping techniques, and avoiding hydrogen passivation step), and the good 
reproducibility in terms of surface roughness. Therefore, thanks to a relatively high field effect 
mobility, our monolayer-poly-Si TFT process could be a good alternative for a low-cost 
production process of TFTs for driving circuits applications. 
These good performances are mainly attributed to the better crystallinity of the active layer 
and of the gate insulator/active layer interface, and to the lack of active/in-situ doped drain 
layers interface in the monolayer-Si-poly TFTs fabrication process. This later allows a 
reduction of the defect density at the drain junction, responsible for the emission of trapped 
carriers at the Off state. Therefore, in monolayer-poly-Si TFTs, we observe a lower off-state 
current for high voltages. However, the current level remains still high. But, we have to 
consider that some improvements could be brought by a control of the doping process in the 
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transition region from the active layer to the drain region allowing the elaboration of a lightly 
doped drain region in this type of TFTs. Thus, a more significant lowering of the drain current 
level at the Off state could be considered. In this case, TFTs could be promising candidates for 
switching pixel application in large-area AMLCDs.  
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Figure caption 
 
Figure 1: Cross section of the two types of the low temperature unhydrogenated in-situ doped 
polysilicon. 
(a) Bilayer-poly-Si TFTs, 
(b) Monolayer-poly-Si TFTs. 
 
Figure 2: Output characteristics of the unhydrogenated in-situ doped polysilcon TFTs  
(Vgs = 0 - 20 V, step 4 V), for : 
(a) the bilayer-poly-Si TFT, 
(b) the monolayer-poly-Si TFT. 
 
Figure 3: Transfer characteristics of the two types of the unhydrogenated in-situ doped 
polysilicon TFTs (W/L = 60 m / 25 m) at: 
(a) Vds = 1 V 
(b) Vds = 13 V. 
 
Figure 4: TEM micrographs of polysilicon layers 
(a) bilayer structure, 
(b) monolayer structure. 
 
Figure 5: Variations of the Off state current versus the reciprocal temperature at Vds = 1 V, 
for: 
(a) the bilayer-poly-Si TFTs, 
(b) the monolayer-poly-Si TFTs. 
 
Figure 6: Variations of the Off state current versus the drain voltage rootsquare, for: 
(a) the bilayer-poly-Si TFTs, 
(b) the monolayer-poly-Si TFTs. 
 
Table 1: Summary of the electrical properties of the two types of the unhydrogenated in-situ 
doped polysilicon TFTs. 
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